

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show S Numbers](#)[Edit S Numbers](#)[Preferences](#)[Cases](#)**Search Results -**

Terms	Documents
15 and 120	0

Database:

US Patents Full-Text Database
 US Pre-Grant Publication Full-Text Database
 JPO Abstracts Database
 EPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L39

[Refine Search](#)[Recall Text](#)[Clear](#)**Search History**
DATE: Tuesday, November 25, 2003 [Printable Copy](#) [Create Case](#)
Set Name Query
 side by side

Hit Count Set Name
 result set
*DB=USPT; PLUR=YES; OP=ADJ*L39 15 and 1200 L39L38 12 and 1200 L38L37 119 and 12025 L37L36 L35 or 123 or 115 or 113 or 111 or 1736 L36L35 122 and 1202 L35*DB=PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=ADJ*L34 133 and 1240 L34L33 L27 and 126110 L33L32 L27 and 1240 L32L31 L26 and 12411 L31L30 L25 and 1242 L30

Set Name Query

side by side

Hit Count Set Name

result set

DB=USPT; PLUR=YES; OP=ADJ

<u>L26</u>	L25 or l3 or l5	10	<u>L26</u>
<u>L25</u>	L24 or l23 or l22 or l21 or l20	6	<u>L25</u>
<u>L24</u>	L19 and l4	6	<u>L24</u>
<u>L23</u>	L19 and l9	6	<u>L23</u>
<u>L22</u>	L19 and l17	3	<u>L22</u>
<u>L21</u>	L19 and l10	3	<u>L21</u>
<u>L20</u>	L19 and l18	3	<u>L20</u>
<u>L19</u>	((714/38 714/52 714/42)!.CCLS.)	1185	<u>L19</u>
<u>L18</u>	L17 and l1	48	<u>L18</u>
<u>L17</u>	L15 and l10	48	<u>L17</u>
<u>L16</u>	L15 and l13	41	<u>L16</u>
<u>L15</u>	((714/\$)!.CCLS.)	21655	<u>L15</u>
<u>L14</u>	L13 and l1	5	<u>L14</u>
<u>L13</u>	L12 and (software or hardware)	131	<u>L13</u>
<u>L12</u>	error\$1 near3 confin\$5	231	<u>L12</u>
<u>L11</u>	(real time cycle\$1) near3 inhibit\$5	0	<u>L11</u>
<u>L10</u>	l4 same l6	75	<u>L10</u>
<u>L9</u>	l4 and l6	176	<u>L9</u>
<u>L8</u>	(healthy near3 context\$1) near3 load\$5	0	<u>L8</u>
<u>L7</u>	vot\$5 same (virtual sequence\$1)	0	<u>L7</u>
<u>L6</u>	(error\$1 or fault\$1) near3 detect\$5	73987	<u>L6</u>
<u>L5</u>	(virtual sequence\$1) same (multiplex\$5 near3 time\$1)	1	<u>L5</u>
<u>L4</u>	(software or hardware) same l1	227	<u>L4</u>
<u>L3</u>	l1 same (electronic\$1 system\$1)	3	<u>L3</u>
<u>L2</u>	transient\$1 near3 ((error\$1 or fault\$1) near2 constraint\$1)	0	<u>L2</u>
<u>L1</u>	transient\$1 near3 (error\$1 or fault\$1)	2374	<u>L1</u>

END OF SEARCH HISTORY

<u>L29</u>	L28 and l24	0	<u>L29</u>
<u>L28</u>	(read near5 segment\$1) same (read/write near5 segment\$1)	67	<u>L28</u>
<u>L27</u>	(access right\$1) same key\$1	396	<u>L27</u>
<u>L26</u>	(access\$5 near3 right\$1) same memory	934	<u>L26</u>
<u>L25</u>	memory near4 (partition\$5 near3 segment\$5)	85	<u>L25</u>
<u>L24</u>	monitor\$5 near4 (memory near3 access\$5)	649	<u>L24</u>
<i>DB=USPT; PLUR=YES; OP=ADJ</i>			
<u>L23</u>	L22 and l5	15	<u>L23</u>
<u>L22</u>	L19 and l3	41	<u>L22</u>
<u>L21</u>	L19 and l2	0	<u>L21</u>
<u>L20</u>	L19 and l1	25	<u>L20</u>
<u>L19</u>	((713/200 713/201 713/202)!.CCLS.)	2220	<u>L19</u>
<u>L18</u>	((714/*)!.CCLS.)	0	<u>L18</u>
<u>L17</u>	((713/*)!.CCLS.)	0	<u>L17</u>
<u>L16</u>	((713/*)!.CCLS.)	0	<u>L16</u>
<u>L15</u>	l6 and l3	11	<u>L15</u>
<u>L14</u>	l6 and l5	0	<u>L14</u>
<u>L13</u>	l2 and l5	1	<u>L13</u>
<u>L12</u>	l1 and l5	0	<u>L12</u>
<u>L11</u>	security and l4	1	<u>L11</u>
<u>L10</u>	l3 and l4	0	<u>L10</u>
<u>L9</u>	l1 and l4	0	<u>L9</u>
<u>L8</u>	l1 and l3	19	<u>L8</u>
<u>L7</u>	l1 and l2	7	<u>L7</u>
<u>L6</u>	(read near5 segment\$1) same (read/write near5 segment\$1)	203	<u>L6</u>
<u>L5</u>	(access right\$1) same key\$1	247	<u>L5</u>
<u>L4</u>	(\$processor\$5 same state\$1) near5 probability	40	<u>L4</u>
<u>L3</u>	(access\$5 near3 right\$1) same memory	1073	<u>L3</u>
<u>L2</u>	memory near4 (partition\$5 near3 segment\$5)	212	<u>L2</u>
<u>L1</u>	monitor\$5 near4 (memory near3 access\$5)	913	<u>L1</u>

END OF SEARCH HISTORY